rishi/scryer-prolog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

add bitwise and modular operations.

Browse Source
This commit is contained in:
Mark Thom
2017-12-03 14:15:01 -07:00
parent c4cb3574ba
commit e8a9da0dca
7 changed files with 229 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/main.rs
View File

@@ -783,6 +783,13 @@ mod tests {
true);
assert_eq!(submit(&mut wam, "?- X is (3 rdiv 4) / 2, Y is 3 rdiv 8, X = Y."), true);
assert_eq!(submit(&mut wam, "?- X is 10 xor -4, X is -10."), true);
assert_eq!(submit(&mut wam, "?- X is 4 xor -7, X is -3."), true);
assert_eq!(submit(&mut wam, "?- X is 10 xor 5 + 55, X = 70."), true);
assert_eq!(submit(&mut wam, "?- X is 10 rem -3, X = 1."), true);
assert_eq!(submit(&mut wam, "?- X is 10 mod -3, X is -2."), true);
}
}