rishi/scryer-prolog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

replace custom modular_bitfields fork with update upstream

Browse Source 
part of #2468
This commit is contained in:
Skgland
2026-02-20 22:37:49 +01:00
committed by Bennet Bleßmann
parent 453a88f03e
commit 5ef5a3f30a
11 changed files with 50 additions and 47 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/heap_iter.rs
View File

@@ -17,7 +17,7 @@ use crate::types::*;
use core::marker::PhantomData;
use fxhash::FxBuildHasher;
use indexmap::IndexSet;
use scryer_modular_bitfield::prelude::*;
use modular_bitfield::prelude::*;
use std::cmp::Ordering;
use std::ops::Deref;
@@ -496,7 +496,7 @@ impl<'a> Iterator for EagerStackfulPreOrderHeapIter<'a> {
}
}
#[derive(BitfieldSpecifier, Clone, Copy, Debug, PartialEq, Eq)]
#[derive(Specifier, Clone, Copy, Debug, PartialEq, Eq)]
#[bits = 2]
enum IterStackLocTag {
Iterable,
@@ -504,7 +504,7 @@ enum IterStackLocTag {
PendingMark,
}
#[derive(BitfieldSpecifier, Clone, Copy, Debug, PartialEq, Eq)]
#[derive(Specifier, Clone, Copy, Debug, PartialEq, Eq)]
#[bits = 1]
pub enum HeapOrStackTag {
Heap,