rishi/scryer-prolog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

some cosmetic tweaks

Browse Source
This commit is contained in:
Mark Thom
2025-04-12 16:43:51 -07:00
committed by Mark Thom
parent 634ccf22aa
commit 46f259bf7d
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/types.rs
View File

@@ -698,7 +698,7 @@ impl HeapCellValue {
}
}
const_assert!(mem::size_of::<HeapCellValue>() == 8);
const_assert!(size_of::<HeapCellValue>() == 8);
#[bitfield]
#[repr(u64)]
@@ -738,7 +738,7 @@ impl From<*const IndexPtr> for UntypedArenaPtr {
impl From<UntypedArenaPtr> for *const ArenaHeader {
#[inline]
fn from(ptr: UntypedArenaPtr) -> *const ArenaHeader {
ptr.get_ptr() as *const ArenaHeader
ptr.get_ptr().cast::<ArenaHeader>()
}
}
@@ -758,14 +758,14 @@ impl UntypedArenaPtr {
pub fn get_tag(self) -> ArenaHeaderTag {
unsafe {
debug_assert!(!self.get_ptr().is_null());
let header = *(self.get_ptr() as *const ArenaHeader);
let header = *self.get_ptr().cast::<ArenaHeader>();
header.get_tag()
}
}
#[inline]
pub fn payload_offset(self) -> *const u8 {
unsafe { self.get_ptr().add(mem::size_of::<ArenaHeader>()) }
unsafe { self.get_ptr().add(size_of::<ArenaHeader>()) }
}
/// # Safety